Vivekananda College of Engineering & Technology, Puttur [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

CRM08

Rev 1.10

FCF

24-11-2020

CONTINUOUS INTERNAL EVALUATION- 2

Dept:ECE

Sem / Div:5 ECE

Sub:Verilog HDL

S Code:18EC56

Date: 3-12-2020

Time:2:30 - 4:00PM

Max Marks: 50

Elective:N

Note: Answer any 2 full questions, choosing one full question from each part.

QN		Ques	tions				Marks	RB	CO
					RTA		2000000		
4	Write a verilog data flow level of abstraction for 4 to 1 multiplexer using conditional operator.							L3	CO
b	Explain different types of event based timing control							L2	CO
c	Explain blocking assignment statements with relevant examples.							L2	CO:
d	Explain the gate instantiation of AND/OR gates.						7	L2	CO:
	Evoluin non 11 - 11			OR					
h	a Explain non-blocking assignment statements with relevant examples.							L2	CO:
C	b Explain structured procedure statements in Verilog?							L2	CO:
	c What are Rise, Fall and Turnoff delays? How are they specified in Verilog?							L2	CO
2 0	Distinct 11 1st 1			PAR	ΓВ				
	Design 4:1 multiplexer using gate level modeling or structural description. Write stimulus block							L3	CO3
b	Explain conditional if else and loop for statemnts with examples							L2	CO3
c Explain different types of delay based timing control?							10 6	L.2	CO3
	With the second			OR				1,0754	
	Write a verilog data flow level of abstraction for full subtractor. Write stimulus block						9	L3	CO3
b What would be the output of the following a=4'bl0l0, b=4'bl1l1, i)a&b ii)a&&b iii)&a iv)a>>1 v)a>>>1 vi)y={2{a}} vii) a ^ b viii) z= {a, b}. c Explain level sensitive timing control, d Design a 2-to-1 multiplexer using bufif0 and bufif1 gates as shown in							8	L3	CO2
							3	L2	CO3
							3 5	L3	CO2
	Fig1.Apply stimulus		_						
	62		Min	Typ	Max				
	0	out Rise	Ī	2	3				
	in0	Fall	3	4	į				
	5600	Tumoff	5	Ó	7				
	Fig1		Fig2						
	The delay specific								